← Back to Lab Stack
Verified Netlist Engine
Generative netlist parser cross-referencing ESP32-S3 pinouts and real-time sensor voltage safety before prototyping.
Interactive Simulation
Autonomous Circuit Builder & Netlist Engine
The Story: Breadboarding errors burn microcontrollers. I designed this visual schematic simulator to let makers lay out circuits in pure SVG, validate netlist connections with multi-modal AI heuristics, and push verified wiring guides directly to benchtop displays before plugging in power.
| Parameter | Engineering Specification | Design Notes |
|---|---|---|
| Simulation Engine | Client-Side SVG Canvas DOM + WebAssembly SPICE | Sub-5ms iterative nodal matrix solver |
| Microcontroller | ESP32 DevKit V1 (Xtensa Dual-Core 240MHz) | 520KB SRAM + 4MB SPI Flash |
| Environmental Sensor | DHT22 (AM2302 Capacitive & NTC Thermistor) | Range: -40 to 80°C (±0.5°C), 0-100% RH (±2% RH) |
| Micro-Presence Radar | LD2410 24GHz FMCW Millimeter Wave | 0.75m to 6.00m gates; detects 0.2mm breathing motion |
| UART Serial Link | Hardware UART2 (115200 Baud, 8-N-1) | Non-blocking FreeRTOS queue dispatch |
| Netlist Syntax | Berkeley SPICE 3f5 & JSON AST | Real-time wire auto-routing with A* pathfinding |
| Signal Name | Wire Color | Source Pin | Target Pin | Protocol / Notes |
|---|---|---|---|---|
| 3.3V Power Rail | Red | 3V3 | DHT22 Pin 1 (VCC) | Filtered 3.3V logic rail with 100nF decoupling cap |
| 5.0V Power Rail | Dark Red | VIN / 5V | LD2410 VCC | 5V supply for 24GHz RF front-end (≥ 200mA peak) |
| Ground Rail | Black | GND | Common Ground | Direct star ground connection for radar low-noise return |
| 1-Wire Data | Yellow | GPIO 4 | DHT22 Pin 2 (DATA) | 1-Wire Requires 10kΩ pull-up resistor to 3.3V |
| UART2 RX | Green | GPIO 16 | LD2410 Pin 3 (TX) | UART 115200 Baud incoming radar packet stream |
| UART2 TX | Blue | GPIO 17 | LD2410 Pin 2 (RX) | UART 115200 Baud configuration commands to radar |
- Pure SVG Netlist Engine: Client-side dynamic SVG canvas with snap-to-pin wiring and real-time electrical net validation.
- Zero-Dependency Execution: Written in vanilla JavaScript with hardware-accelerated CSS rendering for high-FPS fluid layout.
- Direct Hardware Dispatch: Generates formatted wiring guides and transmits them over WebSockets to workbench screens.
Pure SVG DOM
Vanilla JS
Netlist Parsing
WebSockets
Multi-Modal AI